

TOP SECRET 11501




Fig. 1A




Fig 1 B




Fig 1 C




Fig.1D




Fig. 2

TOP SECRET F2568660




Fig. 3A




FIG. 3B




Fig. 3C




Fig. 4




Fig. 5B




Fig. 5C

File Edit View Project Config Build Debug Program Tools Window Help

Global Resources

CPU_Clock	12_MHz
32K_Select	Internal
PLL_Mode	Disable
Sleep_Timer	512_Hz
24V1= 24MHz/N	4
24V2= 24V1/N	1
Analog Power	SC On/Ref
Ref Mux	[Vcc/2]/+E
Op-Amp Bias	Low

Port

Port	Select	Drive
P0[0]	AnalogInput	High Z
P0[1]	AnalogInput	High Z
P0[2]	AnalogInput	High Z
P0[3]	AnalogInput	High Z
P0[4]	AnalogOutput	High Z
P0[5]	AnalogOutput	High Z
P0[6]	StdCPU	Pull Down
P0[7]	StdCPU	Pull Down
P1[0]	Global_OUT	Strong
P1[1]	StdCPU	Pull Down

User Modules selected for placement

ADCINC12_1, DAC8_1, INSAMP_1, INSAMP_2, PWM16_1, UART_1

ACA00, INSAMP_1, NON_INV, Out 1, ASA10, ASB20, ADCINC12_1, In 0, CLK, Port 0 3, CLK, Out 1, trf 0, trf 1, CLK, ACA01, INSAMP_1, INV, In 0, ASB11, DAC8_1, LSB, ASA21, DAC8_1, MSB, Out 1, trf 1, CLK, ACA02, INSAMP_2, NON_INV, Out 1, ASA12, ASB22, CLK

For Help, press F1

Fig. 6A




Fig. 6B




Fig. 6C




Fig. 6D